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It is a common practice to use an LCL-filter to attenuate the high-frequency harmonic distor-
tions in grid-connected converters to stay within the limit set by different harmonic limit standards.
However, to deal with low-order harmonics, optimal ac current-control techniques are preferred
as they are cost-effective solutions. Several previous studies showed that whether LCL-filter is
damped actively or passively causes more losses. Moreover, it increases the cost and design
complexity of the system since LCL-filter introduces new state variables in the dynamical model
compared to simple an L-type filter. Thus, harmonic mitigation under distorted and unbalanced
grid conditions in LCL filter interfaced inverters is still an open research topic.
In this thesis, two current-control techniques: proportional-integral (PI) and proportional-resonant
(PR) controllers for current-fed passively damped LCL-filter interfaced grid-connected inverter are
examined. Inverter-side current-control is adopted in LCL-filter interfaced inverters to have a safe
operation. However, the presence of the harmonic distortion in the grid-side cannot be adequately
compensated under sever grid conditions. Thus, it is necessary to adopt proportional grid-voltage
feedforward in dq-domain and capacitor-current feedforward in αβ-domain to inject pure sinusoidal
currents to the grid. Moreover, the conventional synchronous reference frame PLL (SRF-PLL) that
generates the angle and frequency for the current controllers lacks the capability to suppress high
disturbance under unbalanced and distorted grid voltage conditions. Hence, the scarcity of the
SRF-PLL to attenuate disturbances is reduced by introducing a prefiltering stage that utilizes de-
layed signal cancellation (DSC) techniques.
Based on the techniques mentioned above, the harmonic content of the grid-side current was
kept below what standards recommend. The feedforward terms in both domains showed an
excellent performance in suppressing the low-order harmonics from the grid-current in distorted
grid voltage case. There were also some crucial differences in the performances of the current-
control techniques. Enhancements on the quality of the grid current were also made by utilizing
αβCDSC-PLL and dqADSC-PLL in distorted and unbalanced grid voltage conditions, respectively.
The operation and performance of the two current-control methods were verified by experimental
results from the laboratory test bench at Tampere University Hervanta campus.
Keywords: grid-connected inverter, LCL-filter, control design, PI-control, PR-Control, harmonic
compensator, grid-voltage feedforward, capacitor-current feedforward, dqADSC-PLL, αβCDSC-
PLL
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Yleinen käytäntö on käyttää LCL-suodinta lieventamaan harmonisia yliaaltoja verkkoon kytke-
tyissä vaihtosuuntajissa pysyäkseen eri standardien asettamissa rajoissa. Alempien harmonisten
yliaaltojen rajaamiseksi voidaan käyttää LCL-suotimen lisäksi kustannustehokkaita aktiivisia vir-
ransäätimiä. LCL-suodin tuo uusia tilamuuttujia verrattuna yksinkertaisen L-tyyppisen suotimen
dynaamiseen malliin. Tällöin LCL-suotimen harmonisten yliaaltohäiriöiden vähentäminen vääris-
tyneissä tai epätasapainoisissa verkkojännitteen olosuhteissa on edelleen avoin tutkimusaihe.
Tässä työssä tarkastellaan kahta virransäätötapaa verkkoon kytketylle vaihtosuuntaajalle, joil-
la on rajapintana passiivisesti vaimennettu LCL-suodin: PI-säädintä (engl. proportional-integral
controller) sekä PR-säädintä (engl. proportional-resonant controller). Invertteripuolen virransää-
tö otetaan käyttöön LCL-suotimissa olevissa vaihtosuuntaajassa turvallisen toiminnan varmista-
miseksi. Siitä huolimatta, harmonisen yliaallon läsnäoloa ei kuitenkaan voida riittävällä tavalla
kompensoida eri verkkojännitteen olosuhteissa. Näin ollen on välttämätöntä ottaa käyttöön verk-
kojännitteen myötäkytkentä, dq-tasossa ja kondensaattorivirran myötäkytkentä αβ-tasossa, jotta
sahkon siirto tapahtuu mahdollisimman tehokkaasti. Lisäksi tavanomainen vaihelukittu silmukalta
(engl. phase-locked loop, PLL), joka muodostaa kulman ja taajuuden virransäätimelle, puuttuu ky-
ky pienentää harmonisia yliaaltoja epätasapainoisissa ja vääristyneissä verkkojännitteen olosuh-
teissa. Siten SRF-PLL:n yliaaltojen vaimentamista voidaan tehostaa ottamalla käyttöön esisuoda-
tusvaihe, jossa käytetään viivästettyjä signaalinpoistomenetelmiä (engl. delayed signal cancella-
tion, DSC).
Edellä mainituilla tekniikoilla onnistuttiin verkkopuolen virran harmoniset yliaaltohäiriöt pitä-
mään vaadittujen standardien sisällä. Tämä diplomityö tuotti tietoa PR- ja PI-säätimien eroista
harmonisten häiriöiden vähentämisessä. Molempien virransäätimien myötäkytkentätermit suoriu-
tuivat erinomaisesti häiriökomponenttien alentamisessa verkkovirrasta. Lisäksi virranlaatua pys-
tyttiin parantamaan käyttämällä vaihelukittu silmukoita αβCDSC-PLL ja dqADSC-PLL. Virransää-
timien suorituskyky ja toiminta varmistettiin kokeellisilla testeillä Tampereen yliopiston Hervannan
kampuksen laboratoriotestipenkillä.
Avainsanat: verkkoon kytketty invertteri, LCL-suodin, PI-säädin, PR-säädin, yliaaltokompensaat-
tori, verkkojännitteen myötäkytkentä, kondensaattorivirran myötäkytkentä, dqADSC-PLL, αβCDSC-
PLL
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11 INTRODUCTION
In recent years, there has been an increasing interest in integrating renewable energy
sources in power production. The main reason for this unprecedented interest is the
rising environmental concerns due to the excessive use of fossil fuels [1, 2]. In addition,
the growing world population and the expedition for higher living standards are also some
of the main contributors to the search for new solutions [3]. The particular interest has
made the research in renewable energy resources grow extensively. One of the research
areas has been how these sources are integrated into the grid [4]. The direct connection
between renewable sources and the grid requires inverters, which enable the connection
to be more reliable by ensuring the power transferred to the grid to a usable form [5, 6].
As the number of grid-connected converters increases, one of the demands present in
all grid-connected system standards is the quality of the current fed to the power sys-
tem [7]. The integration of power electronics come with a price as discussed in [8, 9,
10], harmonic distortion, reduce damping and stability issues in the power system are
among the main ones. Thus, the converter should be able to produce sinusoidal currents
with low Total Harmonic Distortion (THD) also in the presence of unbalanced and dis-
torted grid voltages. Consequently, there is a growing interest in using an LCL-type filter
in grid-connected inverters, which has excellent effectiveness to attenuate higher-order
harmonics to meet the international standards and regulations [11].
However, despite the capability of the LCL filter to attenuate high-frequency harmonics,
its low-inductance behaviour increases its susceptibility to low-order harmonics in the
current produced by the inverter. To deal with the low-order harmonics (5th, 7th, 11th,
13th, etc.), control techniques are preferred, as increasing the inductance leads to an
increase in the cost and volume of the LCL filter [12, 13]. For this reason, current-control
is recommended in multiple works of literature as part of grid-connected converters. In
addition to their capability to mitigate low-order harmonics, current-controlled convert-
ers have several advantages such as fast response, better stability and safety as it has
been reported in [6]. Out of all the current-control techniques proposed in the literature,
this thesis focuses on proportional-integrator (PI) and proportional-resonant (PR)-based
control techniques.
In LCL-type filter interfaced grid-connected converters, inverter-current feedback (ICF)
control is widely used in industry since it is cost effective and the safest choice from a
protection perspective. However, as reported in many works of literature, the dynamics
of the inverter becomes complicated, particularly when the uncertain nature of the grid
2background distortion and unbalance are considered [14, 15]. Moreover, in inverter-side
current control, the inverter performance becomes unsatisfactory at sever grid voltage
conditions. Thus, proportional grid-voltage feedforward and capacitor-current feedforward
for synchronous and stationary reference frame are required to inject pure sinusoidal
currents to the grid, respectively. These feedforward terms are shown to improve the
output impedance of the inverter.
Furthermore, the major challenge associated with phase-locked-loop (PLL) is its capa-
bility to suppress high disturbance under unbalanced or distorted grid voltage without
degrading the dynamical performance of the inverter. To improve the performance of
PLLs under adverse grid conditions introducing prefiltering stage into their structures
have been proposed in literature [16, 17, 18, 19]. This thesis will evaluate the perfor-
mance of different PLL thechniques under different grid voltage scenarios in detail to-
gether with the current-control techniques as mentioned above already. The proposed
PLLs are αβCDSC-PLL for harmonic distorted grid voltage since it can be tuned to mul-
tiple harmonics and dqADSC-PLL for unbalanced grid condition, respectively.
Finally, the operation of the current controllers designed is verified with a test bench
in the laboratory of Tampere University at Hervanta campus. The test bench enables
to authenticate a three-phase converter model and control of an induction motor. The
control techniques are implemented both in dq- and αβ-domains using PI- and PR-based
controllers.
The thesis is structured as follows; Chapter 2 presents the background of the thesis, the
small-signal model of the inverter topology studied in this thesis is derived. Chapter 3
provides an introduction to the state-of-the-art control techniques in grid-connected con-
verters and the control designs for both dq-domain using PI-controllers and αβ-domain
using PR-based controllers. Grid synchronisation methods that generate the accurate
phase information of the fundamental component of the grid voltage even under sever
grid conditions are presented in Chapter 4. Chapter 5 evaluates the performance of
the current-control techniques with simulation and laboratory results. A case study ap-
proach was used to allow a comparison between the current-control techniques. The
chapter also shows the results obtained from the proposed delayed-signal cancellations
compared with the conventional SRF-PLL. Finally, conclusions are drawn in Chapter 6.
32 BACKGROUND OF THE THESIS
This chapter discusses the modeling and analysis of grid-connected converters. The
chapter starts by reviewing some of the fundamental concepts that will be used through-
out the thesis. Next, the dynamical model of a current-fed inverter with LCL-type filter is
derived without the effect of source and load impedance as it is done in literature [20].
The dynamical model is derived in dq-domain where the ac signals are transformed to dc
signals exploiting linear current-control techniques discussed in Chapter 3.
2.1 Reference Frame Transformation
While dealing with the modeling and analysis of three-phase systems, it is a common
practice to transform all variables from the three-phase system to orthogonal and syn-
chronous reference frames. As it is done in literature [6, 20, 21], we start by introducing
a three-phase system with alternating currents. Considering a balanced three-phase
voltage source with a resistive-inductive load, the voltage or current waveforms have the
same amplitude and frequency in all the three-phase angles. Yet, their phases are rotated
by 2π/3 with respect to each other.
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Figure 2.1. Balanced three-phase voltages and currents.
Fig. 2.1 shows the waveforms of three-phase voltages and currents. The amplitude and
the angle difference between the phase voltages and their corresponding phase currents
are due to the load impedance connected to the voltage source, which in this case was
Z = R+ jωL with R = 2Ω and L = 2mH, correspondingly.
42.1.1 Stationary and Synchronous Reference Frames
A balanced three-phase system is mapped to a stationary orthogonal reference frame
(αβ-domain) or vice versa using Clarke’s transformation matrices given below
TC =
2
3
⎡⎢⎢⎢⎣
1 −12 −12
0
√
3
2
√
3
2
1
2
1
2
1
2
⎤⎥⎥⎥⎦ T−1C =
⎡⎢⎢⎢⎣
1 0 1
−12
√
3
2 1
−12 −
√
3
2 1
⎤⎥⎥⎥⎦ . (2.1)
When transforming three-phase quantities into the stationary orthogonal reference frame,
we often require only the α- and β-components. The 0-component is negligible in sym-
metrical ideal grid condition. However, in unbalanced condition, the three-phase system
and the results obtained by using this transformation must be regarded critically. The
three-phase system presented in Fig. 2.1 is mapped in stationary orthogonal reference
frame in Fig. 2.2.
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Figure 2.2. Balanced three-phase voltages and currents in stationary αβ0 reference
frame.
Furthermore, the so-called Park transformation transforms the three-phase system to a
rotating reference frame (dq-domain), and vice versa using the following matrices
TP =
2
3
⎡⎢⎢⎢⎣
cos θ cos (θ − 2π3 ) cos (θ + 2π3 )
− sin θ sin (θ − 2π3 ) sin (θ + 2π)3
1
2
1
2
1
2
⎤⎥⎥⎥⎦
T−1P =
⎡⎢⎢⎢⎣
cos θ − sin θ 1
cos (θ − 2π3 ) − sin (θ − 2π3 ) 1
cos (θ + 2π3 ) − sin (θ + 2π3 ) 1
⎤⎥⎥⎥⎦ .
(2.2)
In synchronous reference frame the three-phase variables become constant in a steady-
state as shown in Fig. 2.3. This enables the use of conventional PI-controllers.
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Figure 2.3. Balanced three-phase voltages and currents in rotating dq0 reference frame.
2.1.2 State-space Vector
A state-space vector is introduced to alleviate the understanding of stationary and syn-
chronous reference frames. A space vector is a representation of a three-phase instanta-
neous quantity in the complex plane with real and imaginary components. Fig. 2.4 shows
how a three-phase system is mapped to the αβ-reference frame and further rotated with
a speed ωs to obtain the dq-reference frame.
aα
βq
d
b
c
!s
θ
Figure 2.4. Stationary αβ frame and rotating dq frame.
6Using Fortescue operator space vector is defined as
xαβ(t) = xα(t) + jxβ(t) =
2
3
(xa(t) + xb(t)a+ xc(t)a
2)
x0 =
xa(t) + xb(t) + xc(t)
3
(2.3)
where a and a2 are equivalent to unity vectors displaced by 2π/3. The α- and β-components
of the space vector are expressed as a function of a-, b- and c-components as it is done
in stationary orthogonal reference frame transformation. Further, multiplying the space
vector by e−jωst transforms it from the stationary complex plane to a rotating complex
plane. The latter is equivalent to the dq-reference frame.
xdq = xαβe−jωst
x0 =
1
3
(xa + xb + xc)
(2.4)
which can be given in matrix form and its inverse as follows:
xdq =
⎡⎢⎢⎢⎣
cos θ sin θ 0
− sin θ cos θ 0
0 0 1
⎤⎥⎥⎥⎦xαβ xαβ =
⎡⎢⎢⎢⎣
cos θ − sin θ 0
sin θ cos θ 0
0 0 1
⎤⎥⎥⎥⎦xdq. (2.5)
In symmetrical and ideal grid condition the zero sequence component is negligible [26].
Thus, it is not taken it account.
2.2 Case Study
The utilization of electronic converters as an interface to power sources, energy stor-
ages, and power consumers has increased extensively [4, 6]. These applications include
power systems where renewable energy sources like wind and solar power sources are
integrated with storage elements. Moreover, ac motors that need to be controlled accu-
rately like in industries, ships, electric vehicles integrated to utility grid are also some of
the applications.
In this section, the state space model of a grid-connected converter is derived. The
dynamical model of a linear system that needs to be controlled can be derived by ordinary
differential equations (ODEs) of the states, inputs, and outputs. The dynamical model of
the systems can be represented by state-space representation as follows
dx
dt
= Ax + Bu
y = Cx + Dx
(2.6)
where x ,u and y are the state, input and output space vectors, respectively. Furthermore,
the A, B, C and D are the state, input, output and input-output matrices, respectively.
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Figure 2.5. Grid-connected converter system.
Fig. 2.5 shows a grid-connected converter system. As depicted, it consists of a power
supply, dc-link, converter, an optional coupling transformer, a filter, and a grid. The power
supply denoted by iin can be for instance renewable energy sources, such as photovoltaic
(PV) power source. The dc-link operates as storage to maintain a constant dc-side volt-
age. The converter is used to convert the dc input to ac output or vice versa. The coupling
transformer is used to step-down the voltage fed from the grid to the converter. However,
in this thesis, the transformer is neglected as the focus is on the low voltage grid. The filter
is used to attenuate the frequency components in the grid currents which are generated
by the high-frequency switching of the converter.
2.2.1 Power Stage of CFI with LCL-type Filter
The power stage is depicted in Fig. 2.6. The converter topology is used in low voltage
systems due to its price, low switching losses, and controllability. The power stage is
fed from a current source. This is typical for instance in photovoltaic systems, where
irradiance induces constant direct current [20].
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Figure 2.6. Current-fed inverter with LCL-type filter.
It was pointed in [2, 22] that the input source type (i.e., voltage or current) defines the dy-
namics of a converter. Thus, the true nature of the source needs to be taken into account.
In a three-phase inverter used in interfacing PV power sources, the maximum power from
the inverter is extracted by controlling the input-voltage, which is why a current-fed topol-
8ogy utilized rather than voltage-fed topology. Furthermore, according to control theory,
only output can be controlled and in CF inverter the output is the input-voltage, i.e., dc-
voltage.
Furthermore, the power stage has an input capacitor that enables control over the dc-side
voltage. The inverter has six controllable switches and the continuity of the dc current is
guaranteed by adding dead-time at the switching instants. In real time applications, this
makes sure the upper and lower switches at each phase are not conducting simultane-
ously. Thus, current flows through the anti-parallel diode.
As it is discussed in literature [12, 23], in high power applications L-type filter may not
be the best choice as it can not effectively attenuate the harmonic components produced
by the converter. Moreover, higher values of inductance required when they are used,
but they come at the expense of filter price and degrading the dynamical response of
the converter. Consequently, LCL-filter type filters are preferred since they enable higher
power range with low inductance and capacitance values. The only constraint is the
design complexity they add to the system. In order to avoid resonance problem induced
by the LCL-type filter, the power stage utilizes a passive damping method as it easy to
implement. This is realized by connecting a series resistors with the ac side capacitors
(i.e., filter capacitor) as it is proposed in [12, 20]. The parasitic resistances of the filter
capacitor can also be added to these damping resistors.
2.2.2 Average State-space Model
Dynamic modeling of a three-phase inverter with LCL-type filter has been previously re-
ported in numerous literature works such as [4, 20, 24, 25]. The average model is used
in most control strategies of grid-connected converters to neglect the switching behavior
of the semiconductor switches. Subsequently, a modulation stage is required to gener-
ate the switching signals applied to the switches. The most frequently used modulation
scheme and the one used in this thesis is discussed further in the next chapter.
Regarding the CFI shown in Fig. 2.6, the system inputs are the input current iin and the
grid voltage vg,abc. Thus, the outputs are the Input-voltage vin and the grid current iL2,abc.
The inverter-side inductor current iL1,abc is also selected as the controlled output. The
state variables are the phase inductor currents iL1,abc, iL2,abc and Input-voltage vin.
When phase leg is connected to the P- or N-terminal, the equivalent circuits are depicted
in Fig. 2.7. Notice that the on-time resistances caused by the transistors of the inverter
are neglected for simplicity. Afterward, the corresponding equations using Kirchhoff’s
circuit laws are derived respectively.
From the equivalent circuits the inductor voltages and capacitor currents, when the P-
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Figure 2.7. Equivalent circuits of grid-connected converter with LCL filter.
terminal is conducting as shown in Fig. 2.7a are given as
vL1 = vC − rL1iL1 −RdiCf − vCf − vSN
vL2 = vCf −RdiCf − rL2iL2 + vg − vnS
iCf = iL1 − iL2
vin = vC
io = iL2
(2.7)
where vSN and vnS are the common-mode voltages. Similarly, when the phase-leg is
connected to the N-termminal as shown in Fig. 2.7b, the corresponding equations are
given as
vL1 = −rL1iL1 −RdiCf − vCf − vSN
vL2 = vCf +RdiCf − rL2iL2 + vg − vnS
iCf = iL1 − iL2
vin = vC
io = iL2.
(2.8)
Because all the phases are assumed to be symmetrical, for arbitrary phase i, substituting
the capacitor currents and multiplying the inductor voltages equation (2.7) with the duty
ratio d and the ones in equation (2.8) with the complementary duty ratio d′ gives the
average inductor voltages. Further dividing with their respective inductor values gives
d
dt
⟨
iL1−i
⟩
=
1
L1
[
di
⟨
vC
⟩− (rL1 +Rd)⟨iL1−i⟩+Rd⟨iL2−i⟩− ⟨vCf−i⟩− ⟨vSN⟩] (2.9)
d
dt
⟨
iL2−i
⟩
=
1
L2−i
[⟨
vCf−i
⟩
+Rd
⟨
iL1−i
⟩− (rL2 +Rd)⟨iL2−i⟩− ⟨vg−i⟩− ⟨vnS⟩] (2.10)
where rL1 and rL2 are fro inductor parasitic resistances and Rd denotes damping resis-
tance . Further, the average capacitor voltage can be given as
d
dt
⟨
vC
⟩
=
1
C
[⟨
iin
⟩− dA⟨iLa⟩− dB⟨iLb⟩− dC⟨iLc⟩]. (2.11)
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Furthermore, the filter capacitor average voltage for phase i is given as follows
d
dt
⟨
vCf−i
⟩
=
1
Cf
[⟨
iL1−i
⟩− ⟨iL2−i⟩]. (2.12)
The averages of the outputs are given as
⟨
vin
⟩
=
⟨
vC
⟩
(2.13)
⟨
io−i
⟩
=
⟨
iL2−i
⟩
. (2.14)
Utilizing the space vector introduced in equations (2.3) and (2.22) we can express the
average state space model presented in equations (2.9-2.14) in dq-domain as
d
dt
⟨
iL1d
⟩
=
1
L1
[
dd
⟨
vC
⟩− (rL1 +Rd)⟨iL1d⟩+ ωsL1⟨iL1q⟩+Rd⟨iL2d⟩− ⟨vCfd⟩]
d
dt
⟨
iL1q
⟩
=
1
L1
[
dq
⟨
vC
⟩− (rL1 +Rd)⟨iL1q⟩− ωsL1⟨iL1d⟩+Rd⟨iL2q⟩− ⟨vCfq⟩] (2.15)
d
dt
⟨
iL2d
⟩
=
1
L2
[⟨
vCfd
⟩
+Rd
⟨
iL1d
⟩− (rL2 +Rd)⟨iL2d⟩+ ωsL2⟨iL2q⟩− ⟨vgd⟩]
d
dt
⟨
iL2d
⟩
=
1
L2
[⟨
vCfq
⟩
+Rd
⟨
iL1q
⟩− (rL2 +Rd)⟨iL2q⟩− ωsL2⟨iL2d⟩− ⟨vgq⟩] (2.16)
d
dt
⟨
vCfd
⟩
=
1
Cf
[⟨
iL1d
⟩− ⟨iL2d⟩+ ωsCf⟨vCfq⟩]
d
dt
⟨
vCfq
⟩
=
1
Cf
[⟨
iL1q
⟩− ⟨iL2q⟩− ωsCf⟨vCfd⟩] (2.17)
d
dt
⟨
vC
⟩
=
1
C
(⟨
iin
⟩− 3
2
(dd
⟨
iL1da
⟩
+ dq
⟨
iL1q
⟩)
(2.18)
⟨
vin
⟩
=
⟨
vC
⟩
(2.19)
⟨
iod
⟩
=
⟨
iL2d
⟩⟨
ioq
⟩
=
⟨
iL2q
⟩
.
(2.20)
The steady-state operating point can be solved from equations (2.15 -2.20) by letting the
derivatives to be zero and replacing the lowercase average values with their correspond-
ing uppercase steady-state values. It is utterly time-consuming to solve all operating
points symbolically [20]. Thus, MATLAB with Symbolic Toolbox is used to obtain nu-
merical values. A MATLAB-code used to calculate the steady-state values with all the
parasitics losses is given in Appendix A.
However, in order to solve the steady-state values symbolically all the resistive losses are
neglected. Moreover, the inductor current at grid side is assumed to be synchronized to
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the grid voltage (Vgq = 0) and the inverter is assumed to operate at unity-factor which
leads to (IL2q = 0). All these procedures yield the following simplification
Dd =
(1− ω2sL1Cf )Vgd
Vin
(2.21)
Dq =
2(1− (1− ω2sL2Cf )(1− ω2sL1Cf ))Iin
3ωsCfVgd
(2.22)
IL1d =
2
3Dd
Iin − Dq
Dd
ωsCfVgd, IL1q = ωsCfVgd (2.23)
IL2d =
1
ω2sCfL2
IL1d (2.24)
VCfd =
1
ωsCf
IL1q, VCfq =
IL2d − IL1d
ωsCf
, VC = Vin. (2.25)
2.2.3 Linearized State-space Model
In order to express the average state-space mode to a linearized model, we need to
linearize the nonlinear system at the operating points defined in equations (2.21-2.25)
using first-order approximation of the Taylor-series.
After obtaining the linearized-state space model in synchronous reference frame, the
dynamical model is expressed by ODEs presented in equation (2.6), where the states,
the inputs, and the outputs are the followings
x =
[ˆ
iL1d iˆL1q iˆL2d iˆL2q vˆCfd vˆCfq vˆC
]T
u =
[ˆ
iin vˆgd vˆgq dˆd dˆq
]T
y =
[
vˆin iˆL1d iˆL1q iˆL2d iˆL2q
]T (2.26)
and the state A, input B, output C and input-output D matrices are defined as
A =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
− rL1+RdL1 ωs
Rd
L1
0 − 1L1 0
Dd
L1
−ωs − rL1+RdL1 0
Rd
L1
0 − 1L1
Dq
L1
Rd
L2
0 − rL2+RdL2 ωs 1L2 0 0
0 RdL2 −ωs −
rL2+Rd
L2
0 1L2 0
1
Cf
0 − 1Cf 0 0 ωs 0
0 1Cf 0 − 1Cf −ωs 0 0
−3Dd2C −3Dq2C 0 0 0 0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(2.27)
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B =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0 0 0 VinL1 0
0 0 0 0 VinL1
0 − 1L2 0 0 0
0 0 − 1L2 0 0
0 0 0 0 0
0 0 0 0 0
1
C 0 0 −3IL1d2C −
3IL1q
2C
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(2.28)
C =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
0 0 0 0 0 0 1
1 0 0 0 0 0 0
0 1 0 0 0 0 0
0 0 1 0 0 0 0
0 0 0 1 0 0 0
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(2.29)
D = [05X5]. (2.30)
The linearized state-space is further transformed into frequency-domain by Laplace trans-
formation. Consequently, performance specifications and sensitivities of the system are
easier to investigate since time-domain makes it very complex exploiting theses features.
sX (s) = AX (s) + BU(s)
Y (s) = CX (s) + DU(s)
(2.31)
Manipulating the linearized state-pace model gives the transfer function between the input
and output
Y (s) = [C(sI − A)−1B + D]U(s) = GU(s). (2.32)
The resulted open-loop input-to-output transfer function is presented in matrix form as⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
vˆin
iˆL1d
iˆL1q
iˆL2d
iˆL2q
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
Zin−o Toid−o Toiq−o Gcid−o Gciq−o
GiLd−o ToLdd−o ToLqd−o GcLdd−o GcLqd−o
GiLq−o ToLdq−o ToLqq−o GcLdq−o GcLqq−o
Giod−o −Yodd−o −Yoqd−o Gcodd−o Gcoqd−o
Gioq−o −Yodq−o −Yoqq−o Gcodq−o Gcoqq−o
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
iˆin
vˆgd
vˆgq
dˆd
dˆq
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(2.33)
where the G, T, Y, and Z, denote the transfer functions between the input and output
variables. Furthermore, -o denotes the transfer functions being open-loop functions. The
presented transfer function matrix is modified as the actual current flows out of the in-
verter, thus the admittances Yodd−o, Yoqd−o, Yodq−o and Yoqq−o have to be multiplied by
-1.
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A it is discussed in [26], the open-loop input-to-output transfer function in 2.33 can be
simplified and provided as transfer matrices due to the inherent multivariable nature of
the inverter ⎡⎢⎢⎢⎣
vˆ in
iˆL1
iˆL2
⎤⎥⎥⎥⎦ =
⎡⎢⎢⎢⎣
Zin−o T oi−o Gci−o
GiL−o T oL−o GcL−o
Gio−o −Y o−o Gco−o
⎤⎥⎥⎥⎦
⎡⎢⎢⎢⎣
iˆ in
vˆg
dˆ
⎤⎥⎥⎥⎦ (2.34)
where all the transfer functions are 2x2 matrices.
System control design and analysis are operated using the transfer functions given in
(2.33) for the reason that the inverter is seen as multiple-input multiple-output (MIMO)
system. Note that the input voltage vˆin and the input current iˆin are scalar variables,
hence, the input impedance Zin−o in (2.34) is also a scalar.
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3 CURRENT CONTROL TECHNIQUES
This chapter provides an introduction to the state-of-the-art control techniques in grid-
connected converters. The control structure and most frequently used modulation scheme
are presented first. Next, the two control schemes that are commonly used in grid-
connected converters are studied; these control schemes are proportional-integral (PI)
control and proportional-resonant (PR) control.
3.1 Control Structures and Modulation Scheme
One of the demands present in grid-connected systems is the quality of the current-fed
to the power system. Over the last few decades, a considerable amount of research has
been done to meet standards used in grid-tied systems like IEC61727 in Europe and
IEEE-1547 in the USA [6, 27]. For any distributed source, the amount of harmonics in the
current fed to the grid should not exceed limits imposed by these utility standards.
In grid-connected converters, current-control is an essential part of the converters [7,
27]. Current-controlled converters have several advantages: they provide fast response,
better stability and safety. This chapter will present two of the main current-control tech-
niques used widely in the industry. Among the existing current-control techniques pre-
sented in [7, 27, 28], this thesis will investigate the linear current controllers in dq-domain
proportional-integral (PI) and αβ-domain proportional-resonant (PR) current controllers.
The thesis does not engage with a model predictive control (MPC) although its getting
popularity nowadays. Despite the ability of the MPC to track precise reference tracking,
the control technique is overburdened by the complex computational requirements [29,
30].
3.1.1 Harmonic Emission
In ideal network the voltage and current oscillate with a fundamental frequency of 50 or 60
Hz. The grid voltage and the current flowing between the grid and the device connected
to it are both sinusoidal and in the same phase with each other. In such situations, the
load is purely resistive. However, in real life, the voltage and current waveforms are dis-
torted. Which means they contain other frequencies that are multiples of the fundamental
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frequency. Thus, the waveforms are not pure sinusoidal anymore. Fig. 3.1 presents a
distorted signal which consists of the fundamental frequency along with the 5th and 7th
harmonic components.
Figure 3.1. Distorted signal divided into its harmonic components
In grid-connected converters, the sources of harmonic currents are three-phase power
converters utilized. It is a common practice to specify the harmonic content injected by
these converters at the point of common coupling (PCC). At this point, the system output
should less affected from harmonic distortions and not recommended to exceed certain
harmonic levels. This ensures that no adverse effects are caused to other equipment
connected to the utility system. According to [31, 32], the total harmonic current distortion
recommended in IEEE Std 519-1992 shall be less than 5% and each harmonic shall be
limited to the percentages listed in Table 3.1. The limits are for six-pulse converter as they
Table 3.1. Current distortion limits at PCC.
Harmonic Order Distortion limits %
3rd − 9th < 4
11th − 15th < 2
17th − 21th < 1.5
23th − 33th < 0.6
Above 33rd < 0.3
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are the most common grid-connected converters. IEEE Std 519-1992 gives a conversion
formula for converters with pulse numbers greater than six.
3.1.2 Control Structure
Fig. 3.2 shows the control structure of an inverter with a grid-side filter. The controller
maintains the dc-link voltage at its reference value using a cascaded control loop. As
it is visualized in the figure, the outer-loop maintains the dc-link voltage by regulating
the reference for the inner loop controller, which is the current controller. The inner-
loop regulates the grid currents by manipulating the voltage applied to the grid by the
converter.
Modulator
−
−
Grid
Filter
Vdc
vdc
v
∗
dc Current
controller
Voltage
controller
+ −
i
∗
g
ig
v
∗
c u
iin
++
Figure 3.2. Cascaded control structure of grid-tied converter.
In synchronous reference frame, the current controller becomes a MIMO problem. Thus,
the control system consists of two PI-controllers one for the d and the other for the q-
component of the current, whereas in αβ-domain PR-controllers can be used to regu-
late the inverter currents. In cascade structure, the inner control loop has to be faster.
Otherwise, the controller will not be able to follow the reference generated by the outer
control-loop. As it can be seen from the figure, the inverter-side output-current is usually
controlled instead of the grid-side current in order to limit the inverter current within safety
limits.
In the controller structure, modulation is used to translate the voltage obtained from the
inner control-loop to switching signals that are applied to the semiconductor switches
of the converter. In the next subsection is explained briefly the most frequently used
modulation scheme.
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3.1.3 Carrier-Based pulse-width Modulation
In power electronic converters, the amplitude and frequency of electrical signals are trans-
formed from one form to the other using semiconductor-based switches, i.e., modulation.
However, the on and off nature of these switches create harmonic components that need
to be minimized. Thanks to the semiconductor technology, switches with high frequency,
less distortion and losses are on the market [33].
PWM
vdc
u
∗
abc
uabc
v
Figure 3.3. Carrier-based pulse-width modulation.
There are different modulation techniques, but this thesis focuses on CB-PWM as it will
be used in the simulation model later on. In CB-PWM the reference sinusoidal voltage
signals are compared with triangular carrier signals which have a switching frequency of
the semiconductor switches of the converter. Subsequently, the generated pulses are
applied to the switches of the converters. This is shown in Fig. 3.3 for a three-phase
CB-PWM. The reference signal generated by the controller is scaled to a modulating
signal u∗abc which amplitude is equivalent to the modulation index. The modulating signal
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Figure 3.4. Carrier-based pulse-width modulation operating principle.
is further translated to switching signals uabc that are then applied to the switchings of the
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converter. Moreover, since the modulating signal is sinusoidal the modulation technique
is also referred as sinusoidal PWM (SPWM).
A carrier signal has significantly higher frequency than the fundamental frequency. In Fig.
3.3 is shown the operation principle of a CB-PWM with a carrier frequency of 250 Hz. The
figure visualizes a CB-PWM for a positive half cycle, which can also be further extended
for all the three-phase legs. The reference signal u∗a and carrier signal u∆ are displayed
in the same figure.
The next two subfigures illustrate the generated switching signal uap for the positive half
cycle and line-to-line voltage (vab), respectively. The use of PWM introduces excessive-
and inter-harmonics as shown in Fig. 3.5. These harmonic components need to be
filtered out before they are fed to the grid to meet the different standards related to grid-
tied systems [6, 27]. In Fig. 3.5 is depicted as the frequency component of the generated
phase voltage va, when a 250 Hz carrier frequency is utilized.
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Figure 3.5. Frequency component of va.
In this thesis, however, a 10 kHz switching frequency is used. It is recommended that for
further detail on PWM techniques, a reader is referred to [33, 34].
3.2 Current Controller in Synchronous Reference Frame
In synchronous reference frame PI-controllers are used, due to their capability for control-
ling dc variables [27]. As a result, the park transformation given in (2.2) is used to trans-
form the grid current from three-phase to dq-reference frame that rotates synchronously
with the grid voltage.
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3.2.1 PI Control Structure and Working Principle
The PI-controller presents the following continuous-time expression
u(t) = Kpu(t) +Ki
∫
e(t)dt (3.1)
while its frequency-domain representation is given by
GPI(s) = Kp +
Ki
s
(3.2)
The implementation of this type of controller is depicted in Fig. 3.6 with anti-windup. Con-
straints are present in real control systems; in power converters the duty cycle modulator
has to be limited in order the converter works properly. The anti-windup scheme is used
to avoid undesired closed-loop behavior that would damage the power converter such as
poor transient response. The strategy has no effect on the output u(t), if the unsaturated
PI output v(t) is within the linear range (i.e., e(t) = 0).
e v u
esat
−
+
+ +
Kp
Ki
+
+
Figure 3.6. PI-control with anti-windup scheme.
PI-controller is a form of PID-controller where the derivative term is set to be zero, as it is
sensitive to measurement noises. The proportional part of the PI-controller reduces the
steady-state error and the integral part corrects the residual error in order to make sure
the system is reaching its target value [35].
3.2.2 Current Controller Design
The dq-control structure is normally associated with PI-controllers. Therefore, dq-control
will be used afterward for referring controls in the synchronous reference frame. The
transfer function of the controller in dq coordinates can be given as
GPI−dq(s) =
⎡⎣Gcd 0
0 Gcq
⎤⎦ =
⎡⎣Kp + Kis 0
0 Kp +
Ki
s
⎤⎦ (3.3)
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where Gcd and Gcq are the controllers for the d and q channels, respectively. In order to
obtain unity power factor, the q-channel output-current reference is usually set to zero.
Hence, identical controller transfer functions are used for both d and q-components of
the output-current. From the open-loop input-to-output transfer function matrix given in
equation (2.33) the transfer functions from dˆd to iˆL1d (GcLdd−o), dˆq to iˆL1q (GcLqq−o), and
dˆd to vˆin (Gcid−o) are the controlled ones.
dd vinv
∗
in
− −
iod
i∗
od
Gcv Gcd GSPWM Gcid−o
Hd
Hv
GcLdd−o
Figure 3.7. Cascaded-control block diagram.
As it is discussed above (3.1.2), the output-current-control is implemented in a cascaded-
control manner as it is done in many other grid-connected inverter applications [4, 20,
24]. Fig. 3.7 presents the cascaded input-voltage-output-current-control block, where
GSPWM is the modulator gain and Hd and Hv are output-current and dc-voltage sensor
gain, respectively.
−
i∗oq
GSPWMGcq
Hq
GcLqq−o
ioq
Figure 3.8. Output-current q-component control block.
Fig. 3.8 shows the control block diagram of the output-current q-component where Hq is
its sensing gain. The main disadvantages of PI-controllers are the inability of the con-
troller to track the reference values without a steady-state error and poor disturbance
rejection capability. The main reason for this is, due to the fact that the integral part is
sensitive to periodic disturbances. In grid-connected converters, to achieve compensa-
tion, additional phase-locked-loop (PLL) circuit and feedforward [24, 36, 37] are added to
the control systems.
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3.2.3 Parameters and Controller Tuning
The parameters related to the grid, converter and the LCL-type filter are presented in
Table 3.2. The grid values are chosen according to the EU standards and the filter val-
ues according to the LCL filter manufactured by Platthaus GmbH that is implemented
in the laboratory test bench [38]. If one wishes to design an LCL filter for three-phase
grid-connected converters, there are a number of literature on the step-by-step design
procedure addressing the limiting constraints such as a maximum allowable current rip-
ple in the grid-side current, switching ripple attenuation, size and the total cost of the filter
[12, 23].
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Figure 3.9. Frequency response of LCL-fiter.
LCL-filter damping is implemented passively with resistors in series with the capacitors to
resonate the resonance frequency as shown in Fig. 3.9. The resistance is approximated
1/3 of the capacitor impedance at the LCL-filter resonance frequency to maintain the
grid-side current at grid interfaced systems standards.
Table 3.2. Grid, converter, and LCL-type filter parameters.
Vg,abc 230 V Vgd 325 V fs 50 Hz
ωs 2 πfs Iin 6 A IL2q 0 A
C 2x750 µF Cf 6.6 µF Rd 20 Ω
L1 4.1 mH rrL1 100 mΩ fsw 10 kHz
L2 8.1 mH rrL2 300 mH fres 1187 Hz
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The controlling method is presented in Fig. 3.7 and 3.8. The open-loop control to in-
verter current d-component transfer function GcLdd−o, the open-loop control to inverter
current q-component transfer function GcLqq−o, and input-voltage transfer function Gcid−o
are shown in Fig. 3.10.
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(a) Open-loop control-to-inverter-current.
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(b) Open-loop control-to-input-voltage.
Figure 3.10. The control to inverter current transfer functions GcLdd and GcLqq.
The input-voltage and output-current d-component are controlled in a cascaded manner
as shown in Fig 3.7. Assuming the modulator gainGSPWM , output-current and dc-voltage
sensor gains (Hd and Hv) are unity, the loop gain for the input-voltage controller tuning
can be given as
Lin =
Loutd
1 + Loutd
Gcid−o
GcLdd−o
(3.4)
where Loutd (i.e., GcdGcLdd−o) is the loop gain of the inner control loop. The parameters of
the chosen current controllers Gcd and Gcq are given in the Table 3.3. As it is suggested
in most literature works the simplest method of dealing with the resonance behavior in
passively damped LCL-filter is to limit the bandwidth of the current controller below that of
the resonance frequency in order to have a stable system [23, 25, 26]. Hence, as shown
in Fig. 3.12 the bandwidth of the current controller loops for both d and q-components
is limited with the resonance behavior of the filter (i.e., current-control bandwidth is kept
below the resonance frequency of the LCL filter).
Using loop-shaping techniques, the control parameters for the input-voltage controller are
obtained as it is done for the current controllers. At the low-frequency part of the control-
to-input-voltage as it is shown in Fig. 3.10b the phase starts from 180◦ implying that the
control signal has to be inverted. The chosen parameters for the voltage controller are
also given in the table. The tuning was done while keeping in mind the inner-loop has to
be fast enough so that the output controller operates properly.
The PI-controllers for both d and q-channels were designed to achieve a crossover fre-
quency while considering the control delay. This is because the delay effect caused by
digital control decreases the phase in the closed-loop measurements. First-order Padé
23
approximation is used for the delay and it can be described as
Gdelay = e
−sTdel (3.5)
where Tdel is 1.5 times the switching period of the converter.
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Figure 3.11. Closed-loop control-to-inverter-current.
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Figure 3.12. Closed-loop input-voltage.
The effect of the current-control on the magnitude of output admittance can be obtained
from the closed-loop output admittances with PLL, dc-voltage control and proportional
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grid-voltage feedforward [24, 39, 40]. The closed-loop output , on the other hand, are
defined from the inverse of these closed-loop admittances. It is recommended that for
further detail on the formation of the inverters impedances a reader is referred to [20].
Table 3.3. Control parameters.
Inverter current controller Input-voltage controller
CF 227 Hz PM 65◦ CF 20 Hz PM 65◦
Kp 0.0245 Ki 9.2257 Kpv 0.2900 Kiv 15.4882
An ideal current source is shown to have an infinite output impedance. That is why the
harmonic mitigation of the grid-connected inverter is determined by the magnitude of
inverter output impedance [36, 41]. Note that the inverter output impedance without the
effects of dc-voltage control, PLL and feedforward for the q-channel neglecting decoupling
is given as
Yoqq−c =
Yoqq−o
1 +GcqGcLqq−o
(3.6)
where Yoqq−o is the open-loop output admittance and GcLqq−o the open-loop inductor-to-
current transfer function. As it can be deduced from the equation (3.6), as the bandwidth
of the current-control increases the output admittance reduces. Conversely, it affects the
output impedance inversely.
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Figure 3.13. Output impedance of a closed-loop model with ac current-control.
As it is shown in Fig. 3.13 the impedance increased in magnitude with a wide bandwidth
current-control. Thus, it can be deduced that as the bandwidth of the current-control
increases, it makes the inverter act like an ideal current source.
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3.2.4 Proportional Grid-Voltage Feedforward Term
In grid-connected converters the interaction between the grid input impedance and in-
verter output impedance has to satisfy Nyquist criterion as it is pointed in many literature
works [24, 36, 39]. In stable operation, the inverter output impedance is greater than the
grid impedance.
As has been shown above, the PI-controller is not able to track a sinusoidal reference
without steady-state error. Thus, the use of feedforward terms is reported to improve the
quality of current fed to the grid [24, 39, 42, 43]. The feedforward term became effec-
tive under distorted grid-voltage conditions because the feedforward term increases the
output impedance of the inverter. Consequently, harmonic-rejection-ability of the current-
control in dq-domain is essentially improved.
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Figure 3.14. Overview of the dq-control structure.
The full-order model of the current-fed inverter with LCL-type filter in dq-domain is shown
in Fig. 3.14. The inverter utilizes a cascaded control scheme where inverter side ac
currents and dc-voltage are controlled. PLL is used generate the phase angle of the
fundamental grid voltage. The grid voltage d and q-components for the formation of pro-
portional grid-voltage feedforward are sensed from the PLL block.
The feedforward terms are chosen as in equation (3.7) according to [24]
Gff =
⎡⎣Gffd 0
0 Gffq
⎤⎦ =
⎡⎣ 1Vin 0
0 1Vin
⎤⎦ (3.7)
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In Fig. 3.15 is shown the control block diagram for the inverter-side current-control. After
solving the duty ratio from the block diagram, it is substituted back in (2.34) to include the
PLL, feedforward and current-control in the closed-loop model. It should be noted that
the PWM gains, sensing gains and decoupling gains are neglected for simplicity.
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Figure 3.15. current-control dynamics.
The relevant transfer matrices to calculate the output impedance of the grid-connected
converter can be given
T oi−cc = T oi−o −Gci−o(I + Lcc)−1(GPLL +GFF −GccT oL−o) (3.8)
Gci−cc = Gci−o(I + Lcc)−1 +Gcc (3.9)
Y o−cc = Y o−o −Gco−o(I + Lcc)−1(GPLL +GFF −GccY oL−o) (3.10)
Gco−cc = Gco−o(I + Lcc)−1 +Gcc (3.11)
where the current-control loop gain is defindes as Lcc = GccGcL−o and the PLL loop gain
as GPLL = GPLL−d − GPLL−i. The current control, PLL loop gains and grid-voltage
feedforward are given in the Appendix B.
The closed-loop output admittance matrix can be solved from Fig. 3.16 and can be
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Figure 3.16. Input and output dynamics when the input voltage contol loop is closed
presented as 3.12
Y o−c = Y o−cc −Gco−ccGc−in(I + Lin)−1Toi−cc (3.12)
Lin = Gci−ccGcv (3.13)
where Gcv is the input voltage controller matrix.
Fig. 3.17 and 3.18 show the output impedances with and without the effect of the pro-
portional grid-voltage feedforward term. As it can be evidenced from both figures, the
grid-voltage feedforward has a significant effect on boosting the shape the inverter out-
put impedance. The magnitude of the output impedance increases from the dc-voltage
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Figure 3.17. D-component inverter output impedance.
control bandwidth frequency to the resonant frequency of the LCL filter in both cases.
However, as it can be seen from the figures, the feedforward term does not have any
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effect on the shape of the impedances at frequencies over the resonant frequency. The
direct effect the proportional feedforward has on the grid-side current quality will be shown
in Chapter 5.
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Figure 3.18. Q-component inverter output impedance.
The transfer functions used to plot the inverter output admittance are given in Appendix
B. It should also be noted that due to the high number of poles and zeros MATLAB ap-
proximates the coefficients to infinite values. As a consequence, the transfer functions
are converted to frequency-response data using the frd() MATLAB function to avoid inac-
curacy problems.
3.3 Current Controller in Stationary Reference Frame
A proportional plus resonant controller is getting widely popular as current-control tech-
nique in grid-connected converters due to its simplicity and performance tracking refer-
ence in the stationary reference frame (αβ-frame)[27, 44, 45].
Control in the synchronous reference frame is quite complex, because it requires phase
transformation from abc to dq quantities to utilize conventional PI-controllers. Moreover,
the quantities have to transform back again to the stationary reference frame for exe-
cution. This by itself can introduce errors, if the phase transformation is not accurate.
Zmood and et al. [46] developed proportional-resonant (PR) control for reference track-
ing in stationary frame from servo control system with the same transient and steady-
state performances as PI-controllers used in synchronous reference frame for single and
three-phase systems.
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Teodorescu and et al. [45, 47] noted in there work that, and the proposed PR-controllers
has the ability to enhance the shortcomings of the conventional PI-controllers such as the
converter reference tracking. The current-control in stationary reference frame does not
require as many phase transformations as in synchronous reference frame. Moreover,
the control complexity in dq-reference frame is significantly reduced, since grid voltage
feed-forward and cross-coupling terms are no longer needed.
3.3.1 PR Control Working Principle
The basic operational principle of PR-controller is quite simple. It introduces an infinite
gain at a specific resonant frequency in order to mitigate steady-state error at the specific
frequency [44, 45, 46]. As a result, the controller can be flexibly tuned selectively to
compensate low-order harmonics using multiple PR-controllers simultaneously.
The PI-controller given in (3.2) can be transformed to ac compensatory working at ω.
Thus, the controller can work in stationary reference frame without phase transformations.
In order to do this, the integral part of the conventional PI-controller is shifted to both
positive and negative fundamental frequencies to obtain the following term
1
s
→ 1
s− jω +
1
s+ jω
=
2s
s2 + ω2
. (3.14)
As a result a resonant controller can be given as
GPR(s) = Kp +Ki
2s
s2 + ω2
(3.15)
The proportional gain Kp and the integral gain Ki are tuned the same way as for the
PI-controller. The proportional gain responsible to the system bandwidth, phase and
gain margin. It should be noted also that the PR-controller given in (3.15) is ideal and
sensitive to grid frequency. To overcome the stability problem related to infinite gain a
damped PR-controller is used in practical applications. This controller is given by
GPR(s) = Kp +Ki
2ωcs
s2 + 2ωcs+ ω2
(3.16)
where ωc << ω is cutoff frequency. The cutoff frequency ωc helps the controller from
sensitivity towards frequency variation. The cutoff frequency is usually adjusted to be 5 -
15 rad/s in real applications to deal with different frequency variations [45]. In this thesis
8 rad/s is chosen.
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Figure 3.19. Ideal and damped PR controller with Kp = 1, Ki = 20 and ωc = 8rad/s.
3.3.2 PR Control and Harmonic Compensators
In the PR case, the output-current controller transfer function in stationary reference
frame is given by
GPR−αβ(s) =
⎡⎣GPR−α 0
0 GPR−β
⎤⎦ =
⎡⎣Kp + 2Kiωcss2+2ωcs+ω2 0
0 Kp +
2Kiωcs
s2+2ωcs+ω2
⎤⎦ (3.17)
where ω is the resonance frequency of the controller, Kp is the proportional gain, and Ki
is the integral gain of the controller, which must be tuned to a high value for downsizing
the steady-state error. The same controllers are used for the α and β components, which
are denoted by GPR−α and GPR−β, respectively.
As it is mentioned above, selective harmonic compensation (HC) can be achieved by
cascading several generalized integrators tuned to resonate at the desired low-order fre-
quencies. Selective HC for maximum harmonic order (m) specified for attenuation is
given as
GHC(s) =
m∑
h=1
Kih
2s
s2 + (hω)2
(3.18)
where ω is the resonance frequency, h is the harmonics number and Kih is the specific
resonant gain. Because the harmonic compensator is able to work on both positive and
negative sequences, one harmonic compensator is required to mitigate a harmonic order.
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The damped selective HC can also be given as:
GHC(s) =
m∑
h=1
Kih
2ωcs
s2 + 2ωcs+ (hω)2
(3.19)
The integrator part of the resonant function for the fundamental in (3.16) and harmonic
compensator in (3.19) can be implemented as a depicted Fig. 3.20. Notice that propor-
tional Kp is add for the fundamental PR controller.
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Figure 3.20. Harmonic compensator implementation scheme.
The PR controller can be implemented as depicted in Fig. 3.20. The controller was made
adaptive to the frequency of the grid that is generated from the phase-locked-loop (i.e.,
ωo). The HCs are being implemented in the same manner without the proportional gain
(Kp) by tuning them to the harmonic orders that need to be rejected. PLL is responsible
for generating the accurate phase and frequency information of the fundamental grid
voltage. The working principle of PLLs will be discussed further in Chapter 4.
3.3.3 PR Control Design
As it is reported in [13, 48], it is reasonable to use the same method to design the param-
eters for PI and PR-controllers due to their similarity. The difference, however, is the PR
controller is adapted to track reference in αβ-domain, which PI-controller cannot. Hence,
the PR controller was designed using loop-shaping techniques as it was done in the dq-
control. The proportional (Kp) and integral gain (Ki) of the PR-controllers are chosen to
be equivalent to the control parameters used in dq-domain. The implementation of the
harmonic compensators for the 5th, 7th, 11th and 13th are done correspondingly.
As shown in Fig. 3.21, adding HCs to the PR controller adds the resonant peaks at multi-
ples of the fundamental frequency. The resonance peak existed only in the fundamental
frequency the used PR controller cannot effectively compensate the grid current. How-
ever, together with HCs, the system will have enough gains in multiple harmonics and
subsequently compensate the current effectively with the help of the HCs. In [49, 50], it
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Figure 3.21. Bode plot of PR controller and PR controller with HCs.
was demonstrated that PR+HCs with enhancement of harmonic impedance for LCL-filter
interfaced grid-connected converters. Subsequently, rejection of current distortion can be
achieved.
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Figure 3.22. Closed loop Nyquist plot of the designed PR controller with HCs.
The bode plot of the system cannot easily tell whether the system is stable or not. In this
case, the Nyquist plot becomes effective in dealing with these types of issues. Fig. 3.22
presents the Nyquist plot of the PR controller with HCs system including the LCL filter.
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4 GRID SYNCHRONIZATION METHODS
In grid-connected converters, the current-control scheme requires the accurate phase
and frequency information of the grid voltage fundamental component. Having the ex-
act phase and frequency enables the inverter to inject current to the grid. In a real
application, these crucial pieces of information are generated by a phase-locked-loop
(PLL). PLL takes the grid voltage as its input and generates the appropriate information
for the current-control scheme. Hence, proper synchronization is an essential part of
grid-connected converters. In this chapter, the working principles of conventional syn-
chronous reference frame PLL (SRF-PLL), delayed signal cancellation PLL (dqDSC-PLL)
that improve the performance under unbalanced grid condition are presented. Moreover,
the thesis also proposes an improved dqADSC-PLL [19], which can achieve twice the
bandwidth of dqDSC-PLLs and it is rather quite simple to implement.
4.1 Synchronous Reference Frame Phase-locked-loop
In grid-connected applications, the PLLs are the most widely used synchronization tech-
niques. According to Messo and et al. [24], the effect of the PLL can be analyzed from
the small-signal angle difference between the grid reference frame and the control sys-
tem reference frame. The linearized control system d and q-components can be given as
a function of grid d and q-components by
xˆd−c = xˆd +Θ∆xˆq +Xq θˆ∆
xˆq−c = xˆq −Θ∆xˆq −Xdθˆ∆
(4.1)
where Θ represents the steady-state phase difference between the systems and sub-
script c represents the reference frame of the control system. Consequently, utilizing
(4.1) the grid variables can be described as a function of the angle difference and the
control system variables as
vˆgd = vˆgd−c, vˆgq = vˆgq−c + Vgdθˆ∆
iˆL1d = iˆL1d−c, iˆL1q = iˆL1q−c + IL1dθˆ∆
dˆd = dˆd−c, dˆq = dˆL1q−c +Ddθˆ∆.
(4.2)
However, in steady-state the error, grid voltage Vgq, q-component of the controlled current
IL1q and the q-component of the duty ratio Dq are assumed to be zero.
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As can be deduced from (4.2) and assuming that the grid frequency is constant (i.e., θˆ∆
= θˆc), the linear control block diagram in frequency-domain to generate the small-signal
angle θˆc is depicted in Fig. 4.1. The reference grid voltage q-component v∗gq is set to zero
to synchronize the control system reference frame with the grid voltage space-vector.
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Vgd
!^e^v^
∗
gq
v^gq
v^gq−c
θ^c
GPI(s)
Figure 4.1. Linearized control block diagram of the PLL.
From Fig. 4.1, the small-signal angle can be solved and it is given by
θˆc =
1
Vgd
· LPLL
1 + LPLL
vˆgq (4.3)
where
LPLL = −Vgd
s
GPI(s). (4.4)
Tuning the PLL is quite simple. The control bandwidth determines how fast the grid angle
is synchronized. When the PLL utilizes higher bandwidth, it enables the PLL to have
a faster response, but the loop gain amplifies any noise below the crossover frequency.
Thus, higher bandwidth PLL is shown to increases instability when it connected to a weak
grid as reported in [24, 36, 37].
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Figure 4.2. The q-channel output impedance Zo−q of a closed-loop model.
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Fig. 4.2 shows the output impedance of a closed-loop model under the influence of
a phase-locked-loop. Here, because of the PLL, the phase of the closed-loop output
impedances are shifted to -180 degrees making the systems prone to harmonic distortion
or instability. Moreover, the wide-bandwidth PLL phase thrives close to -180 degrees
which increase the susceptibility of the system to grid voltage unbalance and harmonic
distortion.
To comprehend the operation and performance of the SRF-PLL, the simulation results
under ideal three-phase grid voltage, Unbalanced and distorted grid conditions are pro-
100 105 110 115 120 125 130 135 140
-400
-300
-200
-100
0
100
200
300
400
100 105 110 115 120 125 130 135 140
-100
0
100
200
300
400
100 105 110 115 120 125 130 135 140
-1
0
1
2
3
4
5
6
7
100 105 110 115 120 125 130 135 140
40
45
50
55
60
Figure 4.3. SRF-PLL with ideal three-phase grid voltage.
vided, respectively. The simulations results under ideal grid conditions are shown in Fig.
4.3. As it is depicted, the grid voltage is balanced and pure sinusoidal. The phase angle
increases linearly and periodically from 0 to 2π rad within 20 ms. Moreover, the phase
angle precisely follows the grid voltage. Furthermore, the grid voltage in synchronous
frame is kept constant, indicating the proper alignment of the grid voltage with the d-axis.
The frequency is also kept constant as 50 Hz.
As seen from Fig. 4.4, the unbalanced three-phase grid voltage degrade the performance
of the SRF-PLL. The phase angle contains fluctuations and does not increase linearly as
it does in an ideal three-phase grid voltage condition. Moreover, the grid voltage d- and
q-axis components contain a fluctuation twice the fundamental frequency.
Likewise, as it can be evidenced from Fig. 4.5, the presence of 5th, 7th and 11th harmon-
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Figure 4.4. SRF-PLL with unbalanced three-phase grid voltage.
ics in the grid three-phase voltage, the grid voltage in synchronous reference frame and
frequency are no longer constants. Moreover, the same can also be said for the phase
angle.
The conventional SRF-PLL is a commonly used synchronization method due to its sim-
plicity and robust performance. However, as it can be deduced from the simulation re-
sults, unbalanced and distorted grid conditions profoundly degrade its performance. To
overcome this drawback, different advanced PLLs have been proposed in the literature
[16, 17, 18].
4.2 Conventional Delayed Signal Cancellation PLL
A number of delayed-signal-cancellation (DSC) PLLs have been developed for microgrid
applications to deal with these challenges [16, 17, 18]. The proposed PLLs eliminate the
undesired harmonics from going into the PLL loop. Thus, the PLL control loop can be
tuned to have a wider bandwidth. Subsequently, accurate and fast detection of the grid
phase angle can be achieved.
As already mentioned PLL is a closed-loop feedback control system that tries to synchro-
nize its output in frequency and phase with its input. Different researchers have proposed
different strategies to perform under different scenarios. These methods can be clas-
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Figure 4.5. SRF-PLL with distorted three-phase grid voltage.
sied into two major categories, namely in-loop and pre-loop methods [51]. In this thesis,
dqDSC-PLL and αβDSC-PLL are studied. A cascaded version of the latter PLL type is
used under distorted grid conditions as it can effectively be tuned to different harmonic
frequencies. The contents in the next sections are for the most part from [19].
4.2.1 αβDSC-PLL
A three-phase unbalanced grid voltage can be described using positive and negative
sequence components according to
va(t) = V
+ cos(ωt+ θ+) + V − cos(ωt+ θ−)
vb(t) = V
+ cos(ωt− 2π
3
+ θ+) + V − cos(ωt− 2π
3
+ θ−)
vc(t) = V
+ cos(ωt+
2π
3
+ θ+) + V − cos(ωt+
2π
3
+ θ−)
(4.5)
where ω is the fundamental angular frequency, V + and V − are the amplitudes and θ+
and θ− the phase angles of the positive and negative sequence components, accordingly.
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Applying the Clarke transformation transforms voltages in the αβ-coordinate system as
vα(t) = V
+ cos(ωt) + V − cos(ωt)
vβ(t) = V
+ sin(ωt)− V − sin(ωt)
(4.6)
According to [52], the delayed signals in αβ-domain for a delay (T1n ) is defined as
vdα(t) =
1
2
(
vα + vα
(
t− T1
n
)
cos
(2π
n
)
− vβ
(
t− T1
n
)
sin
(2π
n
))
vdβ(t) =
1
2
(
vβ + vβ
(
t− T1
n
)
cos
(2π
n
)
− vα
(
t− T1
n
)
sin
(2π
n
)) (4.7)
In a conventional DSC-PLL, a fixed time delay is used to deal with established harmonic.
A time delay of one-fourth of the fundamental T1/4 corresponds to a ωT4 =
π
2 phase
shift when the grid frequency is at its nominal value. The delay cancels out the negative
component effectively while keeping the positive sequence component the same.
vdα(t) =
1
2
(
vα(t)− vβ
(
t− T1
4
))
= V + cos(ωt)
vdβ(t) =
1
2
(
vβ(t) + vα
(
t− T1
4
))
= V + sin(ωt).
(4.8)
Since the delay works as a prefiltering technique, it does not degrade the internal dynam-
ics of the PLL. Thus, the control loop gain of the this PLL is defined as SRF-PLL. The
effect of unbalance can be eliminated using a decoupling network as shown in Fig. 4.6.
It should be also noticed that multiple DSC blocks can be connected in series to cancel
- αβ
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θPLL
αβ
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−
Delay
Delay
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R
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Figure 4.6. Conventional DSC-PLL in statonary frame.
out harmonics at different frequencies as it is proposed in the literature [51, 52, 53].
4.2.2 dqDSC-PLL
The unbalanced three-phase system given in (4.5) can be transformed to a synchronous
reference frame which is aligned with the space-vector of positive sequence component.
The d and q-components can be given as (4.9). As it can be seen clearly from the
39
equation, both the d and q-components oscillate with the second harmonic frequency
v+d = V
+ + V − cos(2ωt+ θ−)
v+q = −V − sin(2ωt+ θ−)
(4.9)
In order to void the second harmonic oscillation from the q-component (i.e., which is used
as a synchronization signal) a one-fourth of fundamental delay is used. The exclusive
delay effectively cancels out the second harmonic oscillation. Delaying the second har-
monic by T1/4 as shown in Fig. 4.7 and adding the shifted signal with the original cancels
out the effect of the negative sequence component. Furthermore, the summed signal is
halved to keep the dc gain of the PLL unaffected.
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dq 0.5
Delay
θPLLR
!(t) · dt
vq{delT1
4
GPI(s)
DSC block
Figure 4.7. Conventional DSC-PLL in synchronous reference frame.
In frequency-domain, the loop gain of dqDSC-PLL can be described as
LdqDSC−PLLPLL =
Vgd
s
GPI(s)e
−T1
8
s. (4.10)
Since there are two paths for the q-component to pass through the DSC block, the delay is
half of the actual delay. As can be deduced from the equivalent scheme, the q-component
has one direct and one through the delay block paths. Thus, the effective delay in the loop
gain is half of the actual delay.
4.3 Improved Delayed Signal Cancellation PLL
This thesis proposes an improved delayed signal cancellation PLL that is quite easy to
implement compared to the other DSC-PLLs proposed in the literature [16, 17, 18]. As it
was pointed out in [19], the proposed DSC-based PLL is implemented in the dq-domain.
The synchronization method allows to reduce the internal delay down to one-eighth of
the fundamental grid period. Therefore, the proposed PLL can have twice the bandwidth
of dqDSC-PLL before becoming unstable.
As shown in Fig. 4.8, the improved delayed-signal PLL has a simple structure and re-
quires only one delay element. In order to verify the model, the small-signal model, which
allows a deterministic control design and the measured control loop gains are provided.
As discussed in [19], the proposed improved DSC-PLL showed excellent performance
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when tested under unbalanced voltage conditions. This is duet to the fact that as men-
tioned above, unbalanced grid voltages introduce more harmonics in grid currents when
a conventional SRF-PLL is used.
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Figure 4.8. Modified DSC-PLL in synchornous reference frame.
In improved delayed signal cancellation [19], the grid voltage space vector can be given
in the PLL reference frame according to
vPLL = vgrid · ej(−δ+θ) = vgrid · e−jδ · ejθ (4.11)
where the angle δ is the constant 45-degree phase-shift and θ denotes a small variation in
the angle difference between the two reference frames. Mapping the vector the complex
plane gives
vPLLd + jv
PLL
q = (v
grid
d + jv
grid
q )(cos δ − j sin δ)(cos θ + j sin θ) (4.12)
Further linearizing (4.12) around the steady-state operating point give the small-signal
representation of voltage d and q-components as
vˆPLLd =
1√
2
(vˆgridd + vˆ
grid
q + V
grid
d θˆ)
vˆPLLq =
1√
2
(vˆgridd + vˆ
grid
d + V
grid
q θˆ).
(4.13)
The effective delay is approximated as half of the actual internal delay utilized in dqDSC-
PLL, i.e., T1/16. The loop gain has high gain due to the amplitude of the grid voltage. As
it is given in (4.14) the loop gain is multiplied by
√
2 to include the effect of the grid voltage
amplitude in the control design.
LdqADSC−PLLPLL =
√
2Vgd
s
GPI(s)e
−T1
16
s (4.14)
The the performance of the dqADSC-PLL with the other DSC-based PLLs in mitigating
the harmonic content of the grid-side current will be examined in Chapter 5. However, as
will be shown in the next section, the improved DSC-based PLL is shown to reduce the
settling time significantly compared to the existing methods, which makes it an attractive
grid synchronization technique.
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4.4 PLL Tuning
In this section the three PLLs presented are tuned in ordered to implement them in the
simulation model MATLAB Simulink under different scenarios. Fig. 4.9 shows the loop
gains given by the small-signal models (4.10) and (4.14). It is clear that the dqADSC-PLL
yields twice higher bandwidth with the same phase margin as dqDSC-PLL.This is due to
the smaller internal delay in DSC-block of the dqADSC-PLL.
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Figure 4.9. Loop gains of the dqDSC (dotted) and dqADSC (solid) PLLs.
Although, higher bandwidth PLL during grid disturbance is avoided in order to inject grid
current with less current harmonic, the SRF-PLL and αβCDSC-PLL were tuned to the
same crossover frequency and phase margin as the improved delayed-signal cancellation
(dqADSC-PLL) method to have a fair comparison. All the control parameters are given in
Table 4.1.
Table 4.1. PLL parameters.
PLL KP KI CF Tdelay
dqDSC-PLL 0.4823 3.0304 25.0 Hz 5 ms
dqADSC-PLL 0.6773 8.5114 49.8 Hz 2.5 ms
αβDSC-PLL and SRF-PLL 0.8812 127.3503 50.1 Hz -
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5 RESULTS AND PERFORMANCE EVALUATIONS
The aim of this chapter is to evaluate the performance of the two current-control tech-
niques under different grid scenarios. To achieve this goal, the control techniques are
implemented in MATLAB/Simulink environment using the parameters defined in Chapter
3. The scenarios examined are: distorted grid voltage, unbalanced grid voltage sag and
dead-time effect. Moreover, during distorted and unbalanced grid voltage conditions the
performance of the proposed delayed-signal cancellation PLLs are reviewed. To give a
more general picture of the simulation results, a comparative analysis of grid current THD
is presented. Finally, the experimental results are reviewed.
5.1 Distorted Grid Voltage
The performance of the current controllers under different grid conditions were examined
with the control structures in Fig. 3.14 and 5.5 for synchronous and stationary reference
frame, respectively.
The grid voltage is distorted with harmonics of order -5, +7, -11, and +13. The amplitude
of these harmonics are given in Table 5.1. The values are the maximum allowed ampli-
tudes of the harmonic components according to IEC 61000-3-2 and 61000-3-12 outline
limits for harmonic emissions standards [54].
Table 5.1. Grid voltage harmonic levels.
Harmonic Order Harmonic Voltage %
5 6
7 5
11 3.5
13 3
In Fig. 5.1 is shown a grid voltage polluted with 5th, 7th, 11th and 13th harmonic com-
ponents. The total harmonic distortion of the grid voltage in this test is about 9.07%.
The grid current in LCL-type filter interfaced inverter can be easily distorted by grid voltage
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Figure 5.1. Distorted grid voltage and its frequency component.
harmonics, due to the low inductance feature of the filter. A proportional grid-voltage
feedforward (GVFF) is shown to have effective harmonic attenuation when the LCL filter
is considered as an L-type filter. However, in LCL filter interfaced inverter the inverter-side
current feedback (ICF) can degrade the quality of the grid-side current especially under
distorted grid voltage condition when the proportional GVFF in neglected.
In dq-control, the effect of the feedforward term is included in the simulation as it is shown
in Fig. 3.14 to increase the output impedance of the inverter causing less harmonics in
the current injected to the grid. Fig. 5.2 shows the grid-side currents with and without the
effect of the proportional GVFF term. When the feedforward term defined in subsection
(3.2.4) is activated, the grid current harmonic content reduced fro 14.61% to 4.24%.
(a) Without GVFF THD = 14.61%. (b) With GVFF THD = 4.24%.
Figure 5.2. Grid currents with and without GVFF.
In order to obtain a better performance a synchronization method capable of accurately
detecting the angle and frequency of utility grid should be used. According to Golestan
and et al. [51], in a grid voltage polluted with harmonic orders of -5, +7, -11, and +13, a
cascaded αβDSC-PLL is shown to filter out the harmonics from affecting the PLL. This is
realized by employing two cascaded αβDSC12 (i.e., T1/12) operators to block the first two
harmonics and two cascaded αβDSC24 (i.e., T1/24) operators for the last two harmonic
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components, respectively.
100 105 110 115 120 125 130 135 140
40
45
50
55
60
(a) SRF-PLL.
100 105 110 115 120 125 130 135 140
-1
0
1
2
3
4
5
6
7
(b) SRF-PLL.
100 105 110 115 120 125 130 135 140
40
45
50
55
60
(c) αβCDSC-PLL
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(d) αβCDSC-PLL
Figure 5.3. Simulation results from SRF-PLL and αβCDSC-PLL.
As shown in Fig. 5.3 a conventional PLL frequency (upper part) oscillates at the 6th and
12th harmonic. On the other hand, with the proposed αβCDSC-PLL (lower part) neither
the frequency nor output angle of the PLL experience oscillation.
(a) SRF-PLL THD = 4.24%. (b) αβCDSC-PLL THD = 3.32%.
Figure 5.4. Grid currents with SRF-PLL and αβCDSC-PLL.
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The obtained simulation results are shown in Fig. 5.4. It can be noticed that with the
proposed PLL the current harmonic content reduced from 4.24% to 3.32%.
The simulations were also implemented in αβ-domain using PR controllers. Since the
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Figure 5.5. Overview of the dq-control structure.
PR controller operates at the fundamental frequency, the harmonic compensators were
added to effectively compensate other frequencies that are critical from the grid point of
view. Fig. 5.6 shows the simulation waveforms of the inverter and grid current when the
HCs are enabled in the ICF control system. The differences are distinguishable for the
inverter-side current. However, the HCs fail to mitigate the grid-side current distortions.
As it is clearly can be seen, the HCs improve the quality of both the inverter and grid-side
currents. However, the inverter current shown in Fig. 5.6c has less harmonic compo-
nents than the grid-side current Fig. 5.6d. It can be deduced from the figures, the inverter
current contains no information of the harmonics from the grid-voltage, considering the
controlled variable is the inverter-side current. Consequently, distorted grid current flows
freely to the capacitor of the filter. Neither the harmonic compensators nor the PR con-
troller is able to mitigate the harmonics from the grid-side current.
To overcome the issue above, a straightforward way is to make the current reference con-
tain the full harmonic information by introducing a capacitor-current feedforward is pro-
posed in the literature [15, 55]. The feedforward method is shown to effectively improve
the grid-side current by generating infinite harmonic impedance at the working frequen-
cies of the HCs. The working principle of the capacitor-current feedforward is the next
subsection.
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(d) HCs enabled THD = 11.15%.
Figure 5.6. PR controller with HCs.
5.1.1 Capacitor-current feedforward
In distorted grid-voltage, a capacitor-current compensation generates infinite harmonic
impedance. The idea is to adequately compensate the grid-side current by including
the full capacitor-current in the ICF. This because the capacitor-current contains the har-
monic information and the proposed method makes sure the ICF has all the harmonic
information from the grid-side.
The implementation is utterly simple and does not require any extra sensor since the
capacitor-current can be directly calculated from the capacitor voltage, which is also used
for the grid synchronization. Therefore, the method can also be seen as cost-effective,
because no capacitor-current measurement is required in the system.
The overview of grid-connected inverter LCL-type filter interfaced with capacitor-current
compensation is depicted in Fig. 5.7. In the proposed scheme, the harmonic compensa-
tion loop is added to HCs to provide harmonic information from the grid side. Hence, the
infinite impedance can only be introduced to HCs.
To generate the capacitor-current feedforward, a simple differentiator is proposed [15].
However, because traditional discretization method of the differentiator suffers from ei-
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Figure 5.7. Inverter with capacitor-current feedforward.
ther large-phase error or noise amplification, a low pass filter is added to generate the
capacitor-current feedforward. The optimum cutoff frequency for the low-pass filter, so
that the feedforward term transfers the harmonic information is half of the switching fre-
quency of the inverter, i.e., 5 KHz.
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(a) SRF-PLL THD = 5.66%.
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(b) SRF-PLL THD = 2.01%.
Figure 5.8. Simulation waveforms with capacitor-current feedforward.
The simulation results with the proposed capacitor-current feedforward are shown in Fig.
5.8. Thanks to the proposed control, the grid-side current only contains slight low-order
harmonics. It is seen from Fig. 5.8b that the THD of the grid current reduced from 10.04%
to 2.01%. Moreover, as opposed to the inverter current in Fig. 5.6c, the inverter current
in Fig. 5.8a has more harmonic components to be mitigated. In all, the effectiveness of
the proposed method is shown to enhance the grid current quality.
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The current across the filter capacitor, when the inverter-side current is controlled by PR
plus HCs and with the proposed capacitor-current feedforward are both shown in Fig. 5.9.
Here, due to the information the ICF has, the harmonic content of the capacitor-current
has reduced implying that the grid-side current has reduced as well.
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(a) Without capacitor-current feedforward.
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(b) With capacitor-current feedforward.
Figure 5.9. Filter capacitor-current.
It must be mentioned that, in order to obtain a good performance of the adaptive-frequency
PLL, the simulation was carried-out using αβCDSC-PLL. As shown in Fig. 5.10b the grid-
side current THD reduced from 2.01% to 1.43%.
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(a) αβCDSC-PLL THD= 6.33%.
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(b) αβCDSC-PLL THD = 1.43%.
Figure 5.10. Grid currents with αβCDSC-PLL.
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5.2 Unbalanced Grid Voltage sag
In order to demonstrate the robustness of the proposed current-control strategies, the
simulations were also carried out under unbalanced grid voltage sag. The inverter oper-
ates in an unbalanced case where phase b and c amplitudes are reduced by 50%. The
obtained results are shown in Fig. 5.11. In unbalanced grid voltage the SRF-PLL dete-
riorates the dynamic performance of the current controller, thus, increases the harmonic
content of the grid current. To overcome this issue, a dqDSC-PLL is proposed in multiple
works of literature as it is pointed out in Chapter 4.
The simulation results represented in Fig. 5.11d show that the proposed improved dqADSC-
PLL can handle the unbalanced grid voltage. A grid current with less THD is achieved,
which is much better than the conventional SRF-PLL shown in Fig. 5.11b. A conven-
tional dqDSC-PLL shown to reduce the harmonic content of the grid current from 7.75%
to 2.24%, which close to the performance offered by improved dqADSC-PLL (2.18%).
(a) Unbalanced grid voltage. (b) SRF-PLL THD = 7.75%.
(c) dqDSC-PLL THD = 2.24%. (d) Improved dqADSC-PLL THD = 2.18%.
Figure 5.11. Grid currents with SRF-PLL and CDSC-PLL.
With the improved dqADSC-PLL the grid current contains much less third harmonic, which
reduced from 7.75% to 2.18%. The remaining third harmonic is due to the dc-voltage
control. This is due to the fact that capacitors make existing harmonics more visible.
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In αβ-domain current control, the simulated wave forms using PR controller are shown in
Fig. 5.12b. The grid-side current waveform is greatly distorted, thus, something has be
done to keep the harmonic content below what grid-tied systems standards recommend.
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(b) SRF-PLL THD = 9.06%.
Figure 5.12. Simulation results from PR-controller with 3rd HC.
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(d) dqADSC-PLL
Figure 5.13. Simulation results from SRF-PLL and dqADSC-PLL.
Fig. 5.13 shows the grid frequency with conventional PLL (upper part) and proposed
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dqADSC-PLL (lower part) when the grid voltages are unbalanced. The conventional PLL
experiences large oscillation at the second harmonic which subsequently distorts the
output angle of the PLL. However, the proposed PLL is free of the oscillation.
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(a) Improved dqADSC-PLL THD = 2.69%.
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(b) Improved dqADSC-PLL THD = 2.46%.
Figure 5.14. Simulation results from PR-controller with improved dqADSC-PLL.
Grid voltage unbalance is seen as 3rd harmonic in the grid current. Consequently, intro-
ducing a 3rd harmonic compensator to the PR controller and changing the SRF-PLL to
the proposed improved dqADSC-PLL further reduces the grid current THD to 1.75% as it
is evidenced from Fig. 5.15.
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(a) Improved dqADSC-PLL THD = 2.15%.
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(b) Improved dqADSC-PLL THD = 1.75%.
Figure 5.15. Simulation results from PR+HC with improved dqADSC-PLL.
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5.3 Dead-time effect
In most modulation techniques proposed in the literature, it is assumed that the semicon-
ductor switches operate in an ideal manner. Thus, the upper and lower switches of the
inverter leg turn on and off at the exact same time instants. In real applications, however,
to prevent short-circuiting, the inverter legs due to non-ideal fall and conduction over-
lap, a small delay is added to the switch control logic. This time delay guarantees safe
operation, by not allowing the lower and upper switches conducting simultaneously [56].
Since time delay is applied at every switching instants, it affects the performance of the
inverter by decreasing the injected current quality (i.e., increasing the low-order harmon-
ics). As it is pointed out in [57], a dead-time effect is added either in the hardware drivers
of the semiconductor switches (i.e., IGBTs) or in the PWM scheme. In the simulations,
the latter technique is utilized by applying 1µs delay time at the upper switches of the
inverter.
(a) Grid voltage. (b) Inverter current THD = 4.17%.
(c) Grid Current THD = 2.10%.
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(d) Grid current frequency component.
Figure 5.16. Current-control in dq-domain with dead-time effect.
The control bandwidth of the current controller in dq-domain affects the quality of the grid-
side current. Higher current-control bandwidth reduces the harmonic content of the grid
current as shown in Fig. 5.17. As it is evidenced from the THD of both the inverter and
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grid current increased slightly as control bandwidth of the current-control reduced from
227 Hz to 150 Hz. Notice the grid voltage, in this case, is kept pure sinusoidal. ICF
control system makes sure the grid current is free of distortion as long as the low-order
harmonics have been eliminated from the inverter current before flowing into the grid.
(a) Inverter Current THD = 4.34 %. (b) Grid Current THD = 2.52 %.
Figure 5.17. Current-control in dq-domain with dead-time effect with lower bandwidth.
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(a) Inverter current without HCs THD= 4.49%.
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(b) Inverter current with HCs THD= 3.76%.
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(c) Grid current without HCs THD= 2.88%.
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(d) Grid current with HCs THD= 0.21%.
Figure 5.18. current-control in αβ-domain with dead-time effect.
As it is visualized in the simulation results of both PI and PR-control without HCs have
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almost the same current harmonics reduction performance, the PI based current-control
being a slightly better. Fig. 5.16 shows the results from current-control techniques in
dq-domain. Here, the the THD of the grid current is 2.11%. Similarly, the results from
the current-control in αβ-domain is depicted in Fig. 5.18. As it ca be clearly evidenced
form the figure adding HCs to the PR control reduces the harmonic content significantly.
Thanks to the HCs the THD of the grid current has reduced from 2.88% to 0.22%.
5.4 Comparative Analysis of the Grid Current THD
To give a more general comparison to the current-control techniques and the proposed
grid synchronization techniques, the THD of the grid current under different scenarios are
presented in Table 5.2. Notice also that the pure grid voltage condition is added here for
a comparison. As it can be deduced from the THD values, the current-control techniques
in both domains performed quite similarly in ideal grid voltage condition.
In distorted grid voltage case, the current-control in αβ-domain provided better results.
however, merely PR+HCs suffered majorly from the harmonic distortion of the grid volt-
age. Hence, a capacitor-current feedforward must be utilized to inject pure sinusoidal
current to the grid. Moreover, the use of αβCDSC-PLL reduced the THD of the grid
current in both current-control techniques.
Table 5.2. Case studies and harmonic mitigation performance of the control techniques.
Case study/ Controller PI PR PR + HC PR + HC + CCFFD
Pure Grid 0.08% 0.15% 0.15% 0.15%
Distorted Grid (SRF-PLL) 4.24% 16.41% 11.15% 2.01%
Distorted Grid (αβCDSC-PLL) 3.32% 16.20% 9.14% 1.43%
Unbalanced Grid (SRF-PLL) 7.75% 9.06% 5.54% -
Unbalanced Grid (dqADSC-PLL) 2.18% 2.42% 1.75% -
Dead-time effect 2.10% 2.88% 0.21% 0.20%
In unbalanced grid voltage sag condition, the THD of the grid-current is less in dq-domain
ICF when the grid synchronization utlized is SRF-PLL. A grid voltage unbalance is seen
as 3rd harmonic in grid-side current. As a result, adding a 3rd harmonic compensator
to the PR controller and utlizing dqADSC-PLL the harmonic content of the grid current
reduced significantly with both current-control techniques.
When it comes to the dead-time effect scenario, the current-control in dq-domain offered
the THD of the grid current is 2.10%. With merely PR controller in αβ-domain gave a THD
of 2.88%. However, with the addition of harmonic compensators, the harmonic content
reduced to 0.21%.
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In all the scenarios examined, the current-control in αβ-domain using a PR controller
with HCs provided better results in mitigating the THD of the grid-side current. This
is due to the infinite impedance harmonic impedance provided by the HCs. Moreover,
the capacitor-current feedforward in αβ-domain, which is equivalent to proportional grid-
voltage feedforward in dq-domain must be used to give the ICF the full information of the
grid side voltage.
All in all, the PR-based current-control techniques mitigated the low-order harmonics
better. This can evidently be proved from the results provided in the table. Moreover, the
delayed-signal cancellation based PLLs further attenuated the harmonic content of the
grid-side current.
5.5 Experimental Results
In the laboratory, the operation of designed parameters for both dq-control and αβ-control
are verified. The test bench that would enable to authenticate a three-phase converter
model and control of an induction motor is shown in Fig. 5.19. The test bench is based on
a real-time simulator dSPACE that supports the use of MATLAB Simulink and accessed
from a PC. After loading the control system into the memory of the dSPACE, the parame-
ters, for instance, the dc-voltage reference can be modified online using the Control Desk
- program on the PC.
Figure 5.19. Laboratory measurement setup.
The laboratory test bench includes two 2.2 kW induction motors, two active three-phase
two-level converters (four converters with diode bridges) and passively damped LCL-filter
in the grid-side. The setup also includes measurement circuits for the grid converter,
motor control and multiple components. The converters may operate as rectifier or in-
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verter depending on the operation region of the motor. However, in default case, the
grid-side converter operates as a rectifier and the motor side converter as an inverter
that inverts the dc-link voltage to three-phase voltages to rotate the motor. The motor,
which is controlled by a separate converter, has been used as a load for the converter
and the amount of load current is regulated by adjusting the load torque of the electri-
cal motor. In this thesis, the operation of the induction motor model and its control are
omitted and understanding the operation principle of the active rectifier is the main focus.
In the simulation model, the dc-voltage controller is designed to have a bandwidth of 20
Hz with a phase margin 65 degrees, which is shown to have to ensure a stable operation.
Similarly, the inner current controller loop was designed to have a bandwidth well below
the resonance frequency in order to have a stable operation. In the laboratory measure-
ments, however, the presence of startup transient would not allow the current controller to
follow reference coming from the dc-voltage controller effectively. Thus, it was required to
increase the crossover frequency of the current controller to have a bandwidth of 400Hz.
This can be achieved easily by increasing the proportional gain of the current controller
(i.e., Kp = 0.0531).
As shown in Fig. 5.20 the grid current contains excessive harmonics due to two main rea-
sons. The first is that the dead-time effect due to the converters in the setup increases the
harmonic distortion. Moreover, the converters are operating at partial load since the loads
(motors) demand less power than the rated power of the converters. The rated power of
the rectifier is 10 kW, whereas the rated power of the motors as already mentioned are
2.2 kW.
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Figure 5.20. Grid current and FFT with PI-control.
The step response performance of the designed controller parameters in the synchronous
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reference frame was tested. As shown in Fig. 5.21 the the cascaded control scheme is
tested with a step change in the dc-link voltage from 600 to 650 V. The controller reacted
to the step change very vast and it took less than 12 ms for the control system to reach
to the new steady-state value. The grid current experienced the dc-link voltage step, but
it did not became unstable.
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Figure 5.21. A step change in dc-voltage from 600-650V with PI-control.
The same testes were also carried out using adaptive PR-controller in αβ-domain. Like
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Figure 5.22. Grid current and FFT with PR-control.
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the control scheme in current-control in dq-domain the cascaded control scheme worked
as it should and the harmonic content the grid side current is less affected. The response
obtained from the step rest is also better, the control system settles to its new reference
frame faster.
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Figure 5.23. A step change in dc-voltage from 600-650V with PR-control.
The laboratory results from all the PLLs proposed in this thesis are provided in Appendix
C. The enhancement made by the delayed signal cancellation based PLLs is almost
invisible since the grid voltage has quite a small 5th and 7th harmonics. However, all
the PLLs worked perfectly in synchronizing the grid voltage with the current produced by
the inverter. Moreover, the effectiveness of the capacitor-current feedforward method for
harmonic mitigation could not be verified in the laboratory since measuring the capacitor
voltage is not possible in the laboratory setup. The effectiveness of the method will not
be easy to witness due to the presence of nonidealities and the cleanness of the grid
voltage.
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6 CONCLUSION
The integration of renewable energy sources in distributed power generation is increas-
ing. Inverters play an important role in coupling these sources with the utility grid. As a
result, the number of grid-connected converters is increasing as well. Hence, reducing
the harmonic content of the grid voltages and currents between the renewable energy
source and the utility grid has become an important research area. The inverter should
be able to produce current with less THD as possible even in the presence of distorted
grid voltage, unbalanced grid voltage sag and dead-time effect. According to IEEE 1547
standards, the total harmonic distortion of the grid current shall be less than 5%.
The aim of this thesis was to investigate the resonance phenomena observed in grid-
connected inverters and the techniques utilized to suppress them. The thesis evaluated
the performance of two current-control techniques under different grid voltage scenarios.
The current-control techniques were proportional-integral (PI) controllers in dq-domain
and proportional-resonant (PR) controllers in αβ-domain. To achieve this goal the control
techniques were implemented in MATLAB/Simulink environment using designed param-
eters. The thesis also examined the enhancement made by proportional grid-voltage
feedforward and capacitor-current feedforward terms in increasing the output impedance
of the inverter. Thus, improve the harmonic-rejection-ability of the control system in a
weak-grid condition. Moreover, during distorted and unbalanced grid voltage conditions
the enhancement made by delayed-signal cancellation PLLs are tested. To have a fair
comparison, each PLL is tuned to have the same bandwidth.
The simulation results validated that under different scenarios, the harmonic content
of the grid-side current is kept below what standards recommend in both dq- and αβ-
domains. In addition, the results obtained from the simulations correlated with what has
been discovered in the past. These results tie well with previous studies wherein, the
feedforward terms in both domains showed an excellent performance in suppressing the
low-order harmonics from the current. Some crucial differences in the performances of
the current-control techniques were also observed. PR+HCs provided better results than
PI-based current controllers in mitigating low-order harmonic distortions from the grid-
side current as have been observed in many works of literature. It has also been verified
that using dqADSC-PLL and αβCDSC-PLL current harmonic distortions were further re-
duced.
Finally, the operation of the designed current controllers were verified with a test bench
that enables to authenticate a three-phase converter model and control of an induction
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motor. Current-control methods in both domains worked well, even though, there were
excessive harmonics observed in the grid-side current. The nonidealities such as partial
loading and dead-time effects of the converters are the primary sources for the distortions
observed. Despite the limitations, results from the laboratory provided evidence on the
performance of current-control techniques in αβ-domain. The PR-controller mitigated
current distortions better by reducing the harmonic content of the grid-side current.
The grid voltage in the laboratory is less affected by grid voltage distortion and unbal-
ance. Hence, it turned out to be nearly impossible to see the improvements made by
delayed-signal cancellation based grid synchronization techniques. With a better test
bench, where also network emulator is used to create grid voltage distortion and un-
balance, the feedforward terms and current-control techniques with the advanced PLLs
could be validated. However, with the used setup, students can now design and test the
operation of current-control techniques in dq- and αβ-domains on their converters design
related courses.
Future studies could investigate the association between the quality of the current pro-
duced by inverters and AD-conversions. That is due to the fact that modern control
schemes, for the most part, are implemented using digital controllers. Moreover, external
expensive current sensing probes are utilized in the laboratory measurements. Thus, de-
ployment of already installed current measurement units and their compensation can be
one of the future works.
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A MATLAB CODE FOR STEADY-STATE
CALCULATION
%operating point
fsw = 10e3 ; Tsw = 1/ fsw ;
f s = 50; T = 1/ f s ; w = 2∗pi ∗ f s ;
V_gd = 325; V_gq = 0; V_in = 700; I _ i n = 6; I_L2q = 0;
%passive components
C = 2∗750e−6; %input capacitor
C_f = 6.6e−6; %filter capacitor
L_1 = 4.1e−3; r_L1 = 100e−3;
L_2 = 8.1e−3; r_L2 = 300e−3;
R_d = 20; %damping resistance for the LCL filter
%define unknowns as symbolic variables
syms D_d D_q V_Cfd V_Cfq I_L1d I_L2d I_L1q
e1 = D_d∗V_in−( r_L1+R_d)∗ I_L1d+w∗L_1∗ I_L1q+R_d∗ I_L2d−V_Cfd==0;
e2 = D_q∗V_in−w∗L_1∗ I_L1d−( r_L1+R_d)∗ I_L1q+R_d∗ I_L2q−V_Cfq==0;
e3 = V_Cfd+R_d∗ I_L1d−( r_L2+R_d)∗ I_L2d+w∗L_2∗ I_L2q−V_gd==0;
e4 = V_Cfq+R_d∗ I_L1q−( r_L2+R_d)∗ I_L2q−w∗L_2∗ I_L2d−V_gq==0;
e5 = I_L1d−I_L2d+w∗C_f∗V_Cfq==0;
e6 = I_L1q−I_L2q−w∗C_f∗V_Cfd==0;
e7 = I_ in − (3 /2 )∗ (D_d∗ I_L1d+D_q∗ I_L1q )==0;
%solve for capacitor voltage
VCfd2 = solve ( e6 , V_Cfd ) ;
VCfq2 = solve ( e5 , V_Cfq ) ;
%substitute back in original
e1 = subs ( e1 , [ V_Cfd V_Cfq ] , [ VCfd2 VCfq2 ] ) ;
e2 = subs ( e2 , [ V_Cfd V_Cfq ] , [ VCfd2 VCfq2 ] ) ;
e3 = subs ( e3 , [ V_Cfd V_Cfq ] , [ VCfd2 VCfq2 ] ) ;
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e4 = subs ( e4 , [ V_Cfd V_Cfq ] , [ VCfd2 VCfq2 ] ) ;
e7 = subs ( e7 , [ V_Cfd V_Cfq ] , [ VCfd2 VCfq2 ] ) ;
%intermediate
IL2d_m = solve ( e3 , I_L2d ) ;
%substitute back result #1 in original
e1 = subs ( e1 , I_L2d , IL2d_m ) ;
e2 = subs ( e2 , I_L2d , IL2d_m ) ;
e4 = subs ( e4 , I_L2d , IL2d_m ) ;
e7 = subs ( e7 , I_L2d , IL2d_m ) ;
%intermediate result #2
IL1q_m = solve ( e4 , I_L1q ) ;
%substitute back
e1 = subs ( e1 , I_L1q , IL1q_m ) ;
e2 = subs ( e2 , I_L1q , IL1q_m ) ;
e7 = subs ( e7 , I_L1q , IL1q_m ) ;
%intermediate result #3
Dq_s = solve ( e2 ,D_q ) ;
e1 = subs ( e1 ,D_q , Dq_s ) ;
e7 = subs ( e7 ,D_q , Dq_s ) ;
%intermediate result #4
IL1d_s = solve ( e7 , I_L1d ) ;
%change to (2,1) if req.
IL1d_s = s imp l i f y ( IL1d_s ( 1 , 1 ) ) ;
%substitute back
e1 = subs ( e1 , I_L1d , IL1d_s ) ;
%intermediate result #5
Dd_s = double ( so lve ( e1 ,D_d ) ) ;
e7 = subs ( e7 ,D_d , Dd_s ) ;
IL1d_s = double ( so lve ( e7 , I_L1d ) ) ;
%check which solution makes sense & change to (2,1) if req.
IL1d_s = IL1d_s ( 1 , 1 ) ;
%substitute back
e2 = subs ( e2 , I_L1d , IL1d_s ) ;
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%Dq numerical value
Dq_s = double ( so lve ( e2 ,D_q ) ) ;
e4 = subs ( e4 , IL1d_s ) ;
%IL1q numerical value
IL1q_s = double ( so lve ( e4 , I_L1q ) ) ;
%substitute back
e3 = subs ( e3 , [ I_L1d I_L1q ] , [ IL1d_s IL1q_s ] ) ;
%IL2d numerical
IL2d_s = double ( so lve ( e3 , I_L2d ) ) ;
%substitute back
e6 = subs ( e6 , I_L1q , IL1q_s ) ;
%VCfd numerical value
VCfd_s = double ( so lve ( e6 , V_Cfd ) ) ;
%substitute back
e5 = subs ( e5 , [ I_L1d I_L2d ] , [ IL1d_s IL2d_s ] ) ;
%VCfq numerical value
VCfq_s = double ( so lve ( e5 , V_Cfq ) ) ;
%final numerical value to characterize open-loop tf.s
D_d = double (Dd_s ) ;
D_q = double (Dq_s ) ;
I_L1d = double ( IL1d_s ) ;
I_L1q = double ( IL1q_s ) ;
I_L2d = double ( IL2d_s ) ;
V_Cfd = double ( VCfd_s ) ;
V_Cfq = double ( VCfq_s ) ;
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B TRANSFER FUNCTIONS
G(s) = C(sI − A)−1B + D (B.1)
Open-loop input dynamics
Zin−o =
⎡⎣G(1, 1) 0
0 0
⎤⎦ T oi−o =
⎡⎣G(1, 2) G(1, 3)
0 0
⎤⎦ Gci−o =
⎡⎣G(1, 4) G(1, 5)
0 0
⎤⎦
(B.2)
Inverter-sde open-loop dynamics
GiL−o =
⎡⎣G(2, 1) 0
G(3, 1) 0
⎤⎦ T oL−o =
⎡⎣G(2, 2) G(2, 3)
G(3, 2) G(3, 3)
⎤⎦ GcL−o =
⎡⎣G(2, 4) G(2, 5)
G(3, 4) G(3, 5)
⎤⎦
(B.3)
Output dynamics
Gio−o =
⎡⎣G(4, 1) 0
G(5, 1) 0
⎤⎦ Y o−o =
⎡⎣−G(4, 2) −G(4, 3)
−G(5, 2) −G(5, 3)
⎤⎦ Gco−o =
⎡⎣G(4, 4) G(4, 5)
G(5, 4) G(5, 5)
⎤⎦
(B.4)
Controller matrices
Gcc =
⎡⎣GPI−d 0
0 GPI−q
⎤⎦ Gvc =
⎡⎣GPI−v 0
0 0
⎤⎦ (B.5)
The effect of PLL
GPLL−d =
⎡⎣0 − DqVgd LPLL1+LPLL
0 DdVgd
LPLL
1+LPLL
⎤⎦ GPLL−i =
⎡⎣0 IL1qVgd LPLL1+LPLL
0 − IL1dVgd
LPLL
1+LPLL
⎤⎦ (B.6)
The effect of feedforward term
GFF =
⎡⎢⎣Gffd 0
0 Gffq
(
1− LPLL(1+LPLL)
)⎤⎥⎦ (B.7)
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C LABORATORY RESULTS USING
DELAYED-SIGNAL CANCELLATION PLLS
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Figure C.1. Dq-frame current-control with αβCDSC-PLL.
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Figure C.2. Dq-frame current-control with dqADSC-PLL.
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Figure C.3. αβ-frame current-control with αβCDSC-PLL.
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Figure C.4. αβ-frame current-control with dqADSC-PLL.
